




REVISIONS			
REV	DESCRIPTION	DATE	APPROVED





	<b>SCHEMATIC</b>		
	SPLIT REFERENCE LAYER <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 13014	REV A1
	PTD ENGINEER <PTD_ENGINEER>	SIZE <b>D</b>	SCALE <SCALE>

THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREIN MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.

SHEET 2 OF 11


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



<p>THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN ANY MANNER THAT MIGHT BE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREIN MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.</p>	<b>SCHEMATIC</b>		
	SPLIT REFERENCE LAYER <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 13014	REV A1
	PTD ENGINEER <PTD_ENGINEER>	SIZE <b>D</b>	SCALE <SCALE>

SHEET 3 OF 11


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



	<b>SCHEMATIC</b>		
	SPLIT REFERENCE LAYER		
	<PRODUCT>		
	<PRODUCT_1>		
DESIGN VIEW	DRAWING NO.	REV	
<DESIGN_VIEW>	13014	A1	
PTD ENGINEER	SIZE	SCALE	SHEET 4 OF 11
<PTD_ENGINEER>	D	<SCALE>	

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED


NOTE:  
HIGH CURRENT SUPPLIES REQUIRE DIODES TO DROP THE INPUT VOLTAGES TO THE REGULATORS.  
THIS PREVENTS THERMAL OVERLOAD.



	<b>SCHEMATIC</b>		
	SPLIT REFERENCE LAYER <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 13014	REV A1
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>


SHEET 5 OF 11

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



	<b>SCHEMATIC</b>		
	SPLIT REFERENCE LAYER		
	<PRODUCT>		
	<PRODUCT_1>		
DESIGN VIEW	DRAWING NO.	REV	
<DESIGN_VIEW>	13014	A1	
PTD ENGINEER	SIZE	SCALE	
<PTD_ENGINEER>	D	<SCALE>	
SHEET 6		OF 11	

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




	<b>SCHEMATIC</b>		
	SPLIT REFERENCE LAYER <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 13014	REV A1
	PTD ENGINEER <PTD_ENGINEER>	SIZE <b>D</b>	SCALE <SCALE>

THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREIN MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.

SHEET 7 OF 11

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



# 4-WIRE SPI VERSION



SCHEMATIC			
SPLIT REFERENCE LAYER <PRODUCT> <PRODUCT_1>			
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 13014	REV A1	
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>	SHEET 8 OF 11

ANALOG DEVICES  
THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREIN MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.

CONNECTIONS WILL PASS RIGHT THROUGH THE CONNECTOR

IQ MODULATOR SUPPORT CIRCUITRY

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED






ADRF6720 - IQ MOD 1





	SCHEMATIC		
	SPLIT REFERENCE LAYER		
	<PRODUCT>		
	<PRODUCT_1>		
DESIGN VIEW	DRAWING NO.	REV	
<DESIGN_VIEW>	13014	A1	
PTD ENGINEER	SIZE	SCALE	SHEET 9 OF 11
<PTD_ENGINEER>	D	<SCALE>	

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED


### IQ MODULATOR SUPPORT CIRCUITRY



### FILTER (TBD)




### DECL CAPS TO BE KEPT CLOSE TO MODULATOR INPUTS



# ADRF6720 - IQ MOD 2

	SCHEMATIC		
	SPLIT REFERENCE LAYER <PRODUCT> <PRODUCT_1>		
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 13014	REV A1	
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>	SHEET 10 OF 11

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



LPF TO BE FINALIZED  
OVERLAP PADS

LPF TO BE FINALIZED  
OVERLAP PADS

# DAC LPFS

	SCHEMATIC		
	SPLIT REFERENCE LAYER		
	<PRODUCT>		
	<PRODUCT_1>		
DESIGN VIEW	DRAWING NO.	REV	
<DESIGN_VIEW>	13014	A1	
PTD ENGINEER	SIZE	SCALE	SHEET 11 OF 11
<PTD_ENGINEER>	D	<SCALE>	