




# AD-ETHERNETAPLDEVICE-SL - BLOCK DIAGRAM

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




Yellow area indicate the parts on the 2nd Board  
 Blue area indicate the circuit that must be intrinsically safe.

	SCHEMATIC		
	HW TYPE : Customer Evaluation Z Product(s) : LT8440 : ADIN1110		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_083152	REV B
PTD ENGINEER D. SUDOY	SIZE D	SCALE 1:1	SHEET 2 OF 8

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

# INPUT AND POWER CONDITIONING PATH









LOAD\_N = GROUND IN 1ST BOARD  
 LOAD\_E = GROUND IN 2ND BOARD  
 ISO\_GND = GROUND FOR ISOLATED CKT

LEGEND:  
 ..... OR ..... 0.7MM MINIMUM CLEARANCE  
 ..... INTRINSIC SAFETY CONSIDERED

	<b>SCHEMATIC</b>		
	HW TYPE : Customer Evaluation Z Product(s) : LT8440 : ADIN1110		
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_083152	REV B	
PTD ENGINEER D. SUDOY	SIZE D	SCALE 1:1	SHEET 3 OF 8

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

# POWER RAILS PATH 3V3, 1V8, 1V1




LOAD\_N = GROUND IN 1ST BOARD  
LOAD\_E = GROUND IN 2ND BOARD  
ISO\_GND = GROUND FOR ISOLATED CKT

LEGEND:  
..... OR ..... 0.7MM MINIMUM CLEARANCE  
..... INTRINSIC SAFETY CONSIDERED

	<b>SCHEMATIC</b>		
	HW TYPE : Customer Evaluation Z Product(s) : LT8440 : ADIN1110		
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_083152	REV B	
PTD ENGINEER D. SUDOY	SIZE D	SCALE 1:1	SHEET 4 OF 8

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

# NETWORK SIGNAL PATH



ADIN1110 SPI PROTOCOL CONFIGURATION

PROTOCOL	SPI_CFG1	SPI_CFG0	R30	R68
OPEN ALLIANCE W/ PROTECTION	0	0	UNSTUFFED	UNSTUFFED
OPEN ALLIANCE W/O PROTECTION	0	1	UNSTUFFED	4.7K OHMS
GENERIC SPI W/ 8-BIT CRC	1	0	4.7K OHMS	UNSTUFFED
GENERIC SPI W/O 8-BIT CRC	1	1	4.7K OHMS	4.7K OHMS

LOAD\_N = GROUND IN 1ST BOARD  
 LOAD\_E = GROUND IN 2ND BOARD  
 ISO\_GND = GROUND FOR ISOLATED CKT


LEGEND:  
 ..... OR ..... 0.7MM MINIMUM CLEARANCE  
 ..... INTRINSIC SAFETY SPECS CONSIDERED

	<b>SCHEMATIC</b>		
	HW TYPE : Customer Evaluation Z Product(s) : LT8440 : ADIN1110		
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_083152	REV B	
PTD ENGINEER D. SUDOY	SIZE D	SCALE 1:1	SHEET 5 OF 8

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED


# CONNECTORS

APL CONNECTOR  
TERMINAL BLOCK




FOR DIN-B FORM FACTOR  
SHIELD GND IS CONNECTED EXTERNALLY

FW-10-03-G-D-200-200  
MALE HEADER



FW-02-03-G-D-200-200  
MALE HEADER



RTD OR THERMOCOUPLE SENSOR  
TERMINAL BLOCK



LOAD\_N = GROUND IN 1ST BOARD  
LOAD\_E = GROUND IN 2ND BOARD  
ISO\_GND = GROUND FOR ISOLATED CKT


	<b>SCHEMATIC</b>		
	HW TYPE : Customer Evaluation Z Product(s): LT8440 : ADIN1110		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_083152	REV B
PTD ENGINEER D. SUDOY	SIZE D	SCALE 1:1	SHEET 6 OF 8

8 7 6 5 4 3 2 1


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

# TEST POINTS


POWER




TEMPERATURE SENSOR



APL  
LT8440



ADIN1110




	<b>SCHEMATIC</b>		
	HW TYPE : Customer Evaluation Z Product(s): LT8440 : ADIN1110		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_083152	REV B
PTD ENGINEER D. SUDOY	SIZE <b>D</b>	SCALE 1:1	SHEET 7 OF 8

8 7 6 5 4 3 2 1


# INTERCONNECTION OF TWO BOARDS

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

PCB-1  
ODD PINS




P6




PCB-2  
ODD PINS

PCB-1  
EVEN PINS



P7



PCB-2  
EVEN PINS

P5

P7

	<b>SCHEMATIC</b>		
	HW TYPE : Customer Evaluation Z Product(s): LT8440 : ADIN1110		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_083152	REV B
	PTD ENGINEER D. SUDOY	SIZE D	SCALE 1:1
SHEET 8 OF 8			